GT2440开发板

嵌入式gt2440开发板介绍

1

2

3

4

5

6

7

8

A

A

GT2440B CPU1 01-CPU1.Sch CPU2 02-CPU2.Sch CPU3 03-CPU3.Sch B

SDRAM 04-MEM.sch

CS8900 05-CS8900.sch

06-Audio.sch

Audio

07-UART_USB_ETC.sch

Interface 8-INTERFACE.sch

Power 9-POWER.sch

C

C

D

D

GT StudioPG CHECKED BY: ZH D APPROVED BY: YLCDRAWIN BY:

TITLE:DATE: DATE: DATE:

GT2440DWG NO.: SIZE: PCB NO.: REV:

BFILE: SHEET:

R 1OF

1

2

3

4

5

6

7

8

嵌入式gt2440开发板介绍

1

2

3

4

5

6

A R22P0R2202

A VDD33VP0R2201

BUS

BUS

4.7K J1OM0N0NLED01 nLED_1 N0NLED02 nLED_2 N0NGCS0 nGCS0 N0NGCS1 nGCS1 N0NGCS2 nGCS2 N0NLAN0CS nLAN_CS N0NGCS4 nGCS4 N0NGCS5 nGCS5 N0LNOE LnOE N0NWAIT nWAIT LnWE N0LNWE N0OM0

N0NXDACK0 nXDACK0 N0NLED03 nLED_3 N0NXDREQ0 nXDREQ0 N0NLED04 nLED_4

1 P0J1022 P0J1033P0J101

PCB PCBP0R3502

Nor Nand

CON3P0R3501

R35

4.7K U1A

nXDACK0/GPB9 P0U1A0K7 nXDACK1/GPB7 P0U1A0K6 nXDREQ0/GPB10 P0U1A0K5 nXDREQ1/GPB8

P0U1A0K2 K2 nXBACK/GPB5 P0U1A0L5 L5 nXBREQ/GPB6 P0U1A0F6 F6 nGCS0 P0U1A0B2 B2 nGCS1/GPA12 P0U1A0C3 C3 nGCS2/GPA13 P0U1A0C4 C4 nGCS3/GPA14 P0U1A0D3 D3 nGCS4/GPA15 P0U1A0C2 C2 nGCS5/GPA16 P0U1A0C5 C5 nOE P0U1A0E4 E4 nWAIT P0U1A0E6 E6 nWE P0U1A0T15 T15 OM0 P0U1A0R13 R13 OM1

P0U1A0L3

L3 K7 K6 K5

B

C1

1 P0X101 P0X102 2 1 2

N0LADDR0 LADDR0 N0LADDR1 LADDR1 N0LADDR2 LADDR2 N0LADDR3 LADDR3 N0LADDR4 LADDR4 N0LADDR5 LADDR5 N0LADDR6 LADDR6 N0LADDR7 LADDR7 N0LADDR8 LADDR8 N0LADDR9 LADDR9 N0LADDR10 LADDR10 N0LADDR11 LADDR11 N0LADDR12 LADDR12 N0LADDR13 LADDR13 N0LADDR14 LADDR14 N0LADDR15 LADDR15 N0LADDR16 LADDR16 N0LADDR17 LADDR17 N0LADDR18 LADDR18 N0LADDR19 LADDR19 N0LADDR20 LADDR20

TOUT0/GPB0 TOUT1/GPB1 P0U1A0J7 TOUT2/GPB2 P0U1A0K3 TOUT3/GPB3 P0U1A0K4 TCLK0/GPB4 P0U1A0U12 TCLK1/EINT19/GPG11

H12 P0U1A0H12 EXYCLK R9 P0U1A0R9 CLKOUT0/GPH9 P10 P0U1A0P10 CLKOUT1/GPH10 N14 P0U1A0N14 MPLLCAP P17 P0U1A0P17 UPLLCAP P13 P0U1A0P13 OM2 T13 P0U1A0T13 OM3 G14 P0U1A0G14 XTIpll G15P0U1A0G15 XTOpll M14 P0U1A0M14 XTIrtc L12P0U1A0L12 XTOrtc

C

N0LADDR24 LADDR24 N0LADDR25 LADDR25

R14 P0U1A0R14 AIN0 U17 P0U1A0U17 AIN1 R15 P0U1A0R15 AIN2 P15 P0U1A0P15 AIN3 T16 P0U1A0T16 AIN4/TSYM T17 P0U1A0T17 AIN5/TSYP R16 P0U1A0R16 AIN6/TSXM P16 P0U1A0P16 AIN7/TSXP U16 P0U1A0U16 Aref

F7 E7 B7 F8 C7 D8 E8 D7 G8 B8 A8 C8 B9 H8 E9 C9 D9 G9 F9 H9 D10 C10 H10 E10 C11 G10 D11

ADDR/GPA0 ADDR1 P0U1A0B7 ADDR2 P0U1A0F8 ADDR3 P0U1A0C7 ADDR4 P0U1A0D8 ADDR5 P0U1A0E8 ADDR6 P0U1A0D7 ADDR7 P0U1A0G8 ADDR8 P0U1A0B8 ADDR9 P0U1A0A8 ADDR10 P0U1A0C8 ADDR11 P0U1A0B9 ADDR12 Address P0U1A0H8 ADDR13 P0U1A0E9 ADDR14 P0U1A0C9 ADDR15 P0U1A0D9 ADDR16 P0U1A0G9 ADDR17 P0U1A0F9 ADDR18 P0U1A0H9 ADDR19 P0U1A0D10 ADDR20 P0U1A0C10 ADDR21 P0U1A0H10 ADDR22 P0U1A0E10 ADDR23 P0U1A0C11 ADDR24 P0U1A0G10 ADDR25 P0U1A0D11 ADDR26P0U1A0E7

P0U1A0F7

DMA

Chip Select

S3C2440 Data

ADC

Clock

Timer

P0U1A0D12 D12 DATA0 P0U1A0C12 C12 DATA1 P0U1A0E11 E11 DATA2 P0U1A0A13 A13 DATA3 P0U1A0F10 F10 DATA4 P0U1A0F11 F11 DATA5 P0U1A0C13 C13 DATA6 P0U1A0A14 A14 DATA7 P0U1A0D13 D13 DATA8 P0U1A0B15 B15 DATA9 P0U1A0A17 A17 DATA10 P0U1A0C14 C14 DATA11 P0U1A0D15 D15 DATA12 P0U1A0C15 C15

DATA13 P0U1A0D14 D14 DATA14 P0U1A0B17 B17 DATA15 P0U1A0C16 C16 DATA16 P0U1A0E15 E15 DATA17 P0U1A0E14 E14 DATA18 P0U1A0E13 E13 DATA19 P0U1A0E12 E12 DATA20 P0U1A0E16 E16 DATA21 P0U1A0F15 F15 DATA22 P0U1A0G13 G13 DATA23 P0U1A0E17 E17 DATA24 P0U1A0G12 G12 DATA25 P0U1A0F14 F14 DATA26 P0U1A0F12 F12 DATA27 P0U1A0G11 G11 DATA28 P0U1A0G16 G16 DATA29 P0U1A0H13 H13 DATA30 P0U1A0F13 F13 DATA31

N0LDATA0 LDATA0 N0LDATA1 LDATA1 N0LDATA2 LDATA2 N0LDATA3 LDATA3 N0LDATA4 LDATA4 N0LDATA5 LDATA5 N0LDATA6 LDATA6 N0LDATA7 LDATA7 N0LDATA8 LDATA8 N0LDATA9 LDATA9 N0LDATA10 LDATA10 N0LDATA11 LDATA11 N0LDATA12 LDATA12 N0LDATA13 LDATA13 N0LDATA14 LDATA14 N0LDATA15 LDATA15 N0LDATA16 LDATA16 N0LDATA17 LDATA17 N0LDATA18 LDATA18 N0LDATA19 LDATA19 N0LDATA20 LDATA20 N0LDATA21 LDATA21 N0LDATA22 LDATA22 N0LDATA23 LDATA23 N0LDATA24 LDATA24 N0LDATA25 LDATA25 N0LDATA26 LDATA26 N0LDATA27 LDATA27 N0LDATA28 LDATA28 N0LDATA29 LDATA29 N0LDATA30 LDATA30 N0LDATA31 LDATA31

B

P0C502 P0C501

P0X202

C5 15p

N0XTIPLL XTIpll

P0C602 P0C601

C6 15p

P0X201

X2 12MN0XTOPLL XTOpll

22pP0C102 P0C101 N0XTIRTC XTIrtc

X1 32.768kHzN0XTORTC XTOrtc

P0C202 P0C201

C2 22p

C

P0U1A0J6

P0U1A0J5

N0CLKOUT0 CLKOUT0 N0CLKOUT1 CLKOUT1 N0MPLLCAP MPLLCAP N0UPLLCAP UPLLCAP

VDD33V VDD33V R68P0R6802 P0C4002 P0C4001 P0C4102 P0C4101 N0MPLLCAP MPLLCAP N0UPLLCAP UPLLCAP

P0R6801

4.7K

N0GPB0 GPB0 GPB1 N0GPB1 L3MODE N0L3MODE N0L3DATA L3DATA N0L3CLOCK L3CLOCK N0EINT19 EINT19

N0AIN0 AIN0 N0AIN1 AIN1 N0AIN2 AIN2 N0AIN3 AIN3 N0TSYM TSYM N0TSYP TSYP N0TSXM TSXM N0TSXP TSXP

N0XTIPLL XTIpll N0XTOPLL XTOpll N0XTIRTC XTIrtc N0XTORTC XTOrtc

J6 J5 J7 K3 K4 U12

S3C2440X

C40 2n7

C41 680p

D

D

GT StudioDRAWIN BY:

TITLE:DATE: DATE: DATE: FILE: DWG NO.: SIZE: PCB NO.: REV:

PG CHECKED BY: ZH D APPROVED BY: YLC1 2 3 4 5

BSHEET:

R 1OF

6

嵌入式gt2440开发板介绍

1

2

3

4

5

6

VDD33VP0NR101 P0NR201 P0NR301 P0NR401 P0NR402

NR1

NR2

NR3

NR4

P0NR102

P0NR202

P0NR302

10K

10K

10K

10K

N0NCON NCON N0GPG13 GPG13

AGPIO_IO GPIO_IO GPIO_IO GPIO_IO GPIO_IO GPIO_IO GPIO_IO GPIO_IO GPIO_IO GPIO_IO

N0GPG14 GPG14 N0GPG15 GPG15 P0NR501 P0NR801

A

1K

1K

P0NR502

N0I2SLRCK I2SLRCK N0I2SSCLK I2SSCLK N0CDCLK CDCLK N0I2SSDI I2SSDI N0I2SSDO I2SSDO

N0SPIMISO SPIMISO N0EINT13 EINT13 N0SPIMOSI SPIMOSI N0EINT14 EINT14 N0SPICLK SPICLK EINT15 N0EINT15 nSS_SPI N0NSS0SPI N0EINT11 EINT11

U8 M9

P0R3602

P0R3601

P7 R7 T7 L8 U6

N0LLNSRAS LLnSRAS

N0LNSRAS LnSRAS

P0U1B0P12 P12 DN0 P0U1B0N11 N11 DP0 P0U1B0N12 N12 DN1/PDN0 P0U1B0U14 U14 DP1/PDP0

M10 T11 L11 U13

K9 K10 P9 R11 L9 L10 J10 R10

R36 22 R54 22 R55 22 R63 22 R65 22 R66 22

N0USB0EN USB_EN N0GPG13 GPG13 N0GPG14 GPG14 GPG15 N0GPG15

N0I2CSCL I2CSCL N0I2CSDA I2CSDA

N0DN0 DN0 N0DP0 DP0 N0PDN0 PDN0 N0PDP0 PDP0

I2SLRCK/GPE0 P0U1B0R7 I2SSCLK/GPE1 P0U1B0T7 CDCLK/GPE2 P0U1B0L8 I2SSDI/nSS0/GPE3 P0U1B0U6 I2SSDO/I2SSDI/GPE4

IICSCL/GPE14 P0U1B0M9 IICSDA/GPE15

P0U1B0P7

SPIMISO0/GPE11 P0U1B0K10 SPIMISO1/EINT13/GPG5 P0U1B0P9 SPIMOSI0/GPE12 P0U1B0R11 SPIMOSI1/EINT14/GPG6 P0U1B0L9 SPICLK0/GPE13 P0U

1B0L10 SPICLK1/EINT15/GPG7 P0U1B0J10 nSS0/EINT10/GPG2 P0U1B0R10 nSS1/EINT11/GPG3

P0R5402

P0R5401

EINT20/GPG12 P0U1B0T11 EINT21/GPG13 P0U1B0L11 EINT22/GPG14 P0U1B0U13 EINT23/GPG15

P0U1B0K9

P0U1B0M10

P0U1B0U8

N0LLNSCAS LLnSCAS

N0LNSCAS LnSCAS

U1B VDD33VP0R1701 P0R1801 P0R1901

P0R5501

N0LLNSCS0 LLnSCS0P0R6302

P0R6301

N0LNSCS0 LnSCS0

LLSCKEN0LLSCKE

P0R6502

P0R6501

LSCKEN0LSCKE

B

LLSCLK1N0LLSCLK1

P0R6602

P0R6601

LSCLK1N0LSCLK1

N0LNWBE0 LnWBE0 N0LNWBE1 LnWBE1 N0LNWBE2 LnWBE2 N0LNWBE3 LnWBE3 N0LLNSCS0 LLnSCS0

N0LLNSCAS LLnSCAS N0LLNSRAS LLnSRAS N0LLSCKE LLSCKE N0LLSCLK0 LLSCLK0 N0LLSCLK1 LLSCLK1

D4 P0U1B0D4 nBE0:nWBE0:DQM0 B5 P0U1B0B5 nBE1:nWBE1:DQM1 D5 P0U1B0D5 nBE2:nWBE2:DQM2 E5 P0U1B0E5 nBE3:nWBE3:DQM3 D2 P0U1B0D2 nGCS6:nSCS0 E3 IIC P0U1B0E3 nGCS7:nSCS1 D6 P0U1B0D6 nSCAS C6 P0U1B0C6 nSRAS A2P0U1B0A2 SDRAM SCKE B4 P0U1B0B4 SCLK0 B3 P0U1B0B3 SCLK1

USS

IIS

2

2

2

P0K102

K1

P0K202

K2

P0K302

K3

2

SPI

N0ALE ALE N0CLE CLE N0RNB RnB N0NCON NCON N0NFCE nFCE N0NFRE nFRE N0NFWE nFWE

D1 P0U1B0D1 ALE/GPA18 F5 P0U1B0F5 CLE/GPA17 G6P0U1B0G6 FRnB R12P0U1B0R12 NAND CTRL NCON F4 P0U1B0F4 nFCEGPA22 E1 P0U1B0E1 nFRE/GPA20 F3 P0U1B0F3 nFWE/GPA19 N8 K8 R8 M8 P8 J9P0U1B0N8 SDCLK/GPE5 P0U1B0K8 SDCMD/GPE6 SDIO P0U1B0R8 SDDATA0/GPE7 P0U1B0M8 SDDATA1/GPE8 P0U1B0P8 SDDATA2/GPE9 P0U1B0J9 SDDATA3/GPE10

LCD DATA

UART

LEND/GPC0 VCLK/GPC1 P0U1B0M1 VLINE:HSYNC/GPC2 P0U1B0L7 VFRAME:VSYNC/GPC3 P0U1B0M4 VM:VDEN/GPC4 P0U1B0M3 LCD_LPCOE/GPC5 P0U1B0M2 LCD_LPCREV/GPC6 P0U1B0P1 LCD_LPCREVB/GPC7 P0U1B0P11 LCD_PWREN/EINT12/GPG4

nCTS0/GPH0 nRTS0/GPH1 P0U1B0K13 TXD0/GPH2 P0U1B0K14 RXD0/GPH3 P0U1B0K16 TXD1/GPH4 P0U1B0K17 RXD1/GPH5 P0U1B0J11 nRTS1/TXD2/GPH6 P0U1B0J15 nCTS1/RXD2/GPH7 P0U1B0K15 UCLK/GPH8

N0SDCLK SDCLK N0SDCMD SDCMD N0SDDATA0 SDDATA0 N0SDDATA1 SDDATA1 N0SDDATA2 SDDATA2 N0SDDATA3 SDDATA3

LCD CTRL

N2 VD0/GPC8 P0U1B0L6 L6 VD1/GPC9 P0U1B0N4 N4 VD2/GPC10 P0U1B0R1 R1 VD3/GPC11 P0U1B0N3 N3 VD4/GPC12 P0U1B0P2 P2 VD5/GPC13 P0U1B0M6 M6 VD6/GPC14 P0U1B0P3 P3 VD7/GPC15 P0U1B0R2 R2 VD8/GPD0 P0U1B0M5 M5 VD9/GPD1 P0U1B0N5 N5 TSP VD10/GPD2 P0U1B0R3 R3 VD11/GPD3 P0U1B0P4 P4 VD12/GPD4 P0U1B0R4 R4 VD13/GPD5/USBTXDN1 P0U1B0P5 P5 VD14/GPD6/USBTXDP1 P0U1B0N6 N6 VD15/GPD7/USBOEN1 P0U1B0M7 M7 VD16/GPD8/SPIMISO1 P0U1B0T4 T4 VD17/GPD9/SPIMOSI1 P0U1B0R5 R5 VD18/GPD10/LPICLK1 P0U1B0T5 T5 VD19/GPD11/USBRXDP1 P0U1B0P6 P6 VD20/GPD12/USBRXDN1 P0U1B0R6 R6 VD21/GPD13/USBRXD1 P0U1B0N7 N7 VD22/nSS1/GPD14 P0U1B0U5 U5 VD23/nSS0/GPD15P0U1B0N2

VD0 N0VD1 VD1 N0VD2 VD2 N0VD3 VD3 N0VD4 VD4 N0VD5 VD5 N0VD6 VD6 N0VD7 VD7 N0VD8 VD8 N0VD9 VD9 N0VD10 VD10 N0VD11 VD11 N0VD12 VD12 N0VD13 VD13 N0VD14 VD14 N0VD15 VD15 N0VD16 VD16 N0VD17 VD17 N0VD18 VD18 N0VD19 VD19 N0VD20 VD20 N0VD21 VD21 N0VD22 VD22 N0VD23 VD23N0VD0

P0R1702

P0R1802

P0R1902

P0R2002

R17 10K

R18 10K

R19 10K

P0R2001

N0LLSCLK0 LLSCLK0 P0R5502

N0LSCLK0 LSCLK0

P0NR802

1 P0K101

1 P0K201

1 P0K301

EINT19 EINT11 EINT3

1 P0K401

NR5

NR8

R20 10K

N0EINT0 EINT0 N0EINT2 EINT2 N0EINT11 EINT11 N0EINT19 EINT19

B

P0K402

K4

EINT2

VDD33VN0NLED01 nLED_1 P0LED102

LED1

R40 1KP0LED101 P0R4001 P0R4002

C

JTAGH15P0U1B0H15 nTRST J13 P0U1B0J13 TCK H17 P0U1B0H17 TDI J16 P0U1B0J16 TDO J14 P0U1B0J14 TMS

GREENN0NLED02 nLED_2 P0LED202

C

LED2

R41 1KP0LED201 P0R4101 P0R4102

P0U1B0K11

P0U1B0L17

P0U1B0L1

P0U1B0L4

GREENN0NLED03 nLED_3 P0LED302

LED3

R42 1KP0LED301 P0R4201 P0R4202

K11 L17 K13 K14 K16 K17 J11 J15 K15

L1 L4 M1 L7 M4 M3 M2 P1 P11

S3C2440XN0NLED04 nLED_4 P0LED402

GREEN LED4 R43 1KP0LED401 P0R4301 P0R4302

D

LEND N0LEND N0VCLK VCLK N0VLINE VLINE N0VFRAME VFRAME N0VM VM LCDVF0 N0LCDVF0 LCDVF1 N0LCDVF1 LCDVF2 N0LCDVF2 N0LCD0PWR LCD_PWR

GREEN

N0NCTS0 nCTS0 N0NRTS0 nRTS0 N0TXD0 TXD0 N0RXD0 RXD0 N0TXD1 TXD1 N0RXD1 RXD1 N0TXD2 TXD2 N0RXD2 RXD2 N0WP0SD WP_SD

N0NTRST nTRST N0TCK TCK N0TDI TDI N0TDO TDO N0TMS TMS

D

GT StudioDRAWIN BY: CHECKED BY: APPROVED BY:

TITLE:DATE: DATE: DATE: FILE: DWG NO.: SIZE: PCB NO.: REV:

PG ZH D YLC

BSHEET:

R 1OF

1

2

3

4

5

6

嵌入式gt2440开发板介绍

1

2

3

4

5

6

VDD33VP0D701

P0D702

AP0BAT101

D8P0D801 P0D802

D7 1N4148

R12P0R1201

TP1 CON1P0TP101

A

10K1N4148

BATTERY

P0BAT102

BAT1

VDD33V VDD33VP0R1001 N0VDDRTC VDDRTC N0PWREN PWREN

P0R1002

R10 15K

VDD1.25V

1

P0R1202

N0VDDRTC VDDRTC

VDD1.25V

P0U1C0H14 H14 nBATT_FLT P0U1C0J12 J12 PWREN P0U1C0N15 N15 VDD_RTC(3.3V) P0U1C0P14 P14 VDD_adc(3.3V) P0U1C0J17 J17 VDDalive(1.2V) P0U1C0G4 G4 VDDalive(1.2V)

N16 M13

F1 F16 A16 B11 A10 A6 A1

U11 T8 T6 U2 U1 L2 J2

VDDi(1.2V) P0U1C0F16 VDDi(1.2V) P0U1C0A16 VDDi(1.2V) P0U1C0B11 VDDi(1.2V) P0U1C0A10 VDDi(1.2V) P0U1C0A6 VDDi(1.2V) P0U1C0A1 VDDi(1.2V)

P0U1C0F1

U1C

N0NRESET nRESET

H16 P0U1C0H16 nRESET N13 P0U1C0N13 nRSTOUT/GPA21 N17 M16 L13 M15 M17 L14 L15 L16 N9 T9 T10 M11 N10 G5 G7 G2 J3 J4 H6 G3 H5 H4 H3 H7 J8 H2P0U1C0N17

B

K1 GPIO_IO K2 GPIO_IO GPIO_IO BUS_INT BUS_INT BUS_INT BUS_INT

VDDA_MPLL(1.2V) P0U1C0M13 VDDA_UPLL(1.2V)

VDDiarm(1.2V) P0U1C0T8 VDDiarm(1.2V) P0U1C0T6 VDDiarm(1.2V) P0U1C0U2 VDDiarm(1.2V) P0U1C0U1 VDDiarm(1.2V) P0U1C0L2 VDDiarm(1.2V) P0U1C0J2 VDDiarm(1.2V)

P0U1C0N16

P0U1C0U11

GPIO_IO GPIO_IO

N0EINT0 EINT0 N0EINT1 EINT1 N0EINT2 EINT2 N0EINT3 EINT3 N0EINT4 EINT4 N0EINT5 EINT5 N0EINT6 EINT6 N0EINT7 EINT7 N0EINT8 EINT8 N0IRQ0LAN IRQ_LAN N0NCD0SD nCD_SD N0EINT17 EINT17 N0EINT18 EINT18

EINT0/GPF0 P0U1C0M16 EINT1/GPF1 P0U1C0L13 EINT2/GPF2 P0U1C0M15 EINT3/GPF3 P0U1C0M17 EINT4/GPF4 P0U1C0L14 EINT5/GPF5 EXT INT P0U1C0L15 EINT6/GPF6 P0U1C0L16 EINT7/GPF7 P0U1C0N9 EINT8/GPG0 P0U1C0T9 EINT9/GPG1 P0U1C0T10 EINT16/GPG8 P0U1C0M11 EINT17/GPG9/nRST1 P0U1C0N10 EINT18/GPG10/nCTS1

VDD33V B6 A9 B12 B14 B16 F17 C1

B

VDDMOP(SCLK,100MHz:3.3V) P0U1C0A9 VDDMOP(SCLK,100MHz:3.3V) P0U1C0B12 VDDMOP(SCLK,100MHz:3.3V) P0U1C0B14 VDDMOP(SCLK,100MHz:3.3V) P0U1C0B16 VDDMOP(SCLK,100MHz:3.3V) P0U1C0F17 VDDMOP(SCLK,100MHz:3.3V) P0U1C0C1 VDDMOP(SCLK,100MHz:3.3V)

P0U1C0B6

C

H1 P0U1C0H1 VSSiarm K1 P0U1C0K1 vssiarm T1 P0U1C0T1 VSSiarm T2 P0U1C0T2 VSSiarm U4 P0U1C0U4 VSSiarm U7 P0U1C0U7 VSSiarm U10 P0U1C0U10 VSS

iarm

VSSMOP VSSMOP P0U1C0D17 VSSMOP P0U1C0D16 VSSMOP P0U1C0A15 VSSMOP P0U1C0B13 VSSMOP P0U1C0A11 VSSMOP P0U1C0A7 VSSMOP P0U1C0A5 VSSMOP P0U1C0N1 VSSMOP P0U1C0U3 VSSMOP P0U1C0U9 VSSMOP P0U1C0U15 VSSMOP P0U1C0G1 VSSMOP P0U1C0H11 VSSMOP

N0CAM0PCLK CAM_PCLK N0CAM0VSYNC CAM_VSYNC N0CAM0HREF CAM_HREF N0CAMCLK CAMCLK N0CAMRST CAMRST N0CAMDATA0 CAMDATA0 N0CAMDATA1 CAMDATA1 N0CAMDATA2 CAMDATA2 N0CAMDATA3 CAMDATA3 N0CAMDATA4 CAMDATA4 N0CAMDATA5 CAMDATA5 N0CAMDATA6 CAMDATA6 N0CAMDATA7 CAMDATA7

P0U1C0K12 K12 VDDOP()3.3V) P0U1C0T12 T12 VDDOP()3.3V) P0U1C0T3 T3 VDDOP()3.3V) P0U1C0J1 J1 VDDOP()3.3V)

P0U1C0G5 CAMPCLK/GPJ8 P0U1C0G7 CAMVSYNC/GPJ9 P0U1C0G2 CAMHREF/GPJ10 P0U1C0J3 CAMCLKOUT/GPJ11 P0U1C0J4 CAMRESET/GPJ12 CAMERA IF P0U1C0H6 CAMDATA0/GPJ0 P0U1C0G3 CAMDATA1/GPJ1 P0U1C0H5 CAMDATA2/GPJ2 P0U1C0H4 CAMDATA3/GPJ3 P0U1C0H3 CAMDATA4/GPJ4 P0U1C0H7 CAMDATA5/GPJ5 P0U1C0J8 CAMDATA6/GPJ6 P0U1C0H2 CAMDATA7/GPJ7

P0U1C0T14 T14 VSSA_ADC P0U1C0F2 F2 VSSi P0U1C0A3 A3 VSSi P0U1C0A4 A4 VSSi P0U1C0B10 B10 VSSi P0U1C0A12 A12 VSSi P0U1C0C17 C17 VSSi P0U1C0G17 G17 VSSi P0U1C0R17 R17 VSSA_mPLL P0U1C0M12 M12 VSSA_UPLL

C

P0U1C0B1

P0U1C0E2

VDD33VP0CA1002 P0CA1001 P0CA1102 P0CA1101 P0CA1202 P0CA1201

B1 E2 D17 D16 A15 B13 A11 A7 A5 N1 U3 U9 U15 G1 H11

S3C2440X

C14 C15 C16 C17 C18 C19 100nF 100nF 100nF 100nF 100nF 100nF

CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8 CA9 CA10 CA11 CA12 CA13 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF D

D VDD1.25VP0CA1402 P0CA1401 P0CA1502 P0CA1501 P0CA1602 P0CA1601 P0CA1702 P0CA1701 P0CA1802 P0CA1801 P0CA1902 P0CA1901 P0CA2002 P0CA2001 P0CA2102 P0CA2101 P0CA2202 P0CA2201 P0CA2302 P0CA2301 P0C2002 P0C2001 P0C2102 P0C2101 P0C2202 P0C2201 P0C2302 P0C2301 P0C2402 P0C2401 P0C2502 P0C2501

P0CA1302 P0CA1301

P0C1402 P0C1401

P0C1502 P0C1501

P0C1602 P0C1601

P0C1702 P0C1701

P0C1802 P0C1801

P0C1902 P0C1901

P0CA102 P0CA101

P0CA202 P0CA201

P0CA302 P0CA301

P0CA402 P0CA401

P0CA502 P0CA501

P0CA602 P0CA601

P0CA702 P0CA701

P0CA802 P0CA801

P0CA902 P0CA901

C20 C21 C22 C23 C24 C25 100nF 100nF 100nF 100nF 100nF 100nF

CA14 CA15 CA16 CA17 CA18 CA19 CA20 CA21 CA22 CA23 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF

GT StudioDRAWIN BY: CHECKED BY: APPROVED BY:

TITLE:DATE: DATE: DATE: FILE: DWG NO.: SIZE: PCB NO.: REV:

PG ZH D YLC

BSHEET:

R 1OF

1

2

3

4

5

6

嵌入式gt2440开发板介绍

1

2

3

4

5

6

P0R4401

P0R4501

P0R4601

P0R4701

P0R4801

P0R4901

P0R5001

P0R4402

P0R4502

P0R4602

P0R4702

P0R4802

P0R4902

P0R5002

P0R5102

R44 R45 R46 R47 R48 R49 R50 R51 10K 10K 10K 10K 10K 10K 10K 10K

P0R5101

A

N0LADDR2 LADDR2 N0LADDR3 LADDR3 N0LADDR4 LADDR4 N0LADDR5 LADDR5 N0LADDR6 LADDR6 N0LADDR7 LADDR7 N0LADDR8 LADDR8 N0LADDR9 LADDR9 N0LADDR10 LADDR10 N0LADDR11 LADDR11 N0LADDR12 LADDR12 N0LADDR13 LADDR13 N0LADDR14 LADDR14

23 P0U6023 A0 24 P0U6024 A1 25 P0U6025 A2 26 P0U6026 A3 29 P0U6029 A4 30 P0U6030 A5 31 P0U6031 A6 32 P0U6032 A7 33 P0U6033 A8 34 P0U6034 A9 22 P0U6022 A10 35 P0U6035 A11 36 P0U6036 A12 20 P0U6020 BA0 21 P0U

6021 BA1 15 P0U6015 LDQM 39 P0U6039 UDQM 37 P0U6037 SCKE 38 P0U6038 SCLK 28P0U6028 VSS0 41P0U6041 VSS1 54P0U6054 VSS2 6 12 46 52 VSSQ0 P0U6012 VSSQ1 P0U6046 VSSQ2 P0U6052 VSSQ3P0U606

U6

LADDR24 N0LADDR25 LADDR25N0LADDR24

P0U602 2 DQ0 P0U604 4 DQ1 P0U605 5 DQ2 P0U607 7 DQ3 P0U608 8 DQ4 P0U6010 10 DQ5 P0U6011 11 DQ6 P0U6013 13 DQ7 P0U6042 42 DQ8 P0U6044 44 DQ9 P0U6045 45 DQ10 P0U6047 47 DQ11 P0U6048 48 DQ12 P0U6050 50 DQ13 P0U6051 51 DQ14 P0U6053 53 DQ15

N0LDATA0 LDATA0 N0LDATA1 LDATA1 N0LDATA2 LDATA2 N0LDATA3 LDATA3 N0LDATA4 LDATA4 N0LDATA5 LDATA5 N0LDATA6 LDATA6 N0LDATA7 LDATA7 N0LDATA8 LDATA8 N0LDATA9 LDATA9 N0LDATA10 LDATA10 N0LDATA11 LDATA11 N0LDATA12 LDATA12 N0LDATA13 LDATA13 N0LDATA14 LDATA14 N0LDATA15 LDATA15

N0LADDR2 LADDR2 N0LADDR3 LADDR3 N0LADDR4 LADDR4 N0LADDR5 LADDR5 N0LADDR6 LADDR6 N0LADDR7 LADDR7 N0LADDR8 LADDR8 N0LADDR9 LADDR9 N0LADDR10 LADDR10 N0LADDR11 LADDR11 N0LADDR12 LADDR12 N0LADDR13 LADDR13 N0LADDR14 LADDR14

23 P0U7023 A0 24 P0U7024 A1 25 P0U7025 A2 26 P0U7026 A3 29 P0U7029 A4 30 P0U7030 A5 31 P0U7031 A6 32 P0U7032 A7 33 P0U7033 A8 34 P0U7034 A9 22 P0U7022 A10 35 P0U7035 A11 36 P0U7036 A12 20 P0U7020 BA0 21 P0U7021 BA1 15 39P0U7015

U7

LADDR24 N0LADDR25 LADDR25N0LADDR24

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15

2 P0U704 4 P0U705 5 P0U707 7 P0U708 8 P0U7010 10 P0U7011 11 P0U7013 13 P0U7042 42 P0U7044 44 P0U7045 45 P0U7047 47 P0U7048 48 P0U7050 50 P0U7051 51 P0U7053 53P0U702 P0U7019

N0LDATA16 LDATA16 N0LDATA17 LDATA17 N0LDATA18 LDATA18 N0LDATA19 LDATA19 N0LDATA20 LDATA20 N0LDATA21 LDATA21 N0LDATA22 LDATA22 N0LDATA23 LDATA23 N0LDATA24 LDATA24 N0LDATA25 LDATA25 N0LDATA26 LDATA26 N0LDATA27 LDATA27 N0LDATA28 LDATA28 N0LDATA29 LDATA29 N0LDATA30 LDATA30 N0LDATA31 LDATA31

VDD33V A

CON7

SD/MMC CARD

N0NCD0SD nCD_SD N0WP0SD WP_SD

11 P0CON7011 nCD 10 P0CON7010 WP 8 P0CON708 DAT1 7 P0CON707 DAT0 6P0CON706 GND 5P0CON705 CLK 4P0CON704 VDD 3P0CON703 GND 2P0CON702 CMD 1 P0CON701 CD/DAT3 9 P0CON709 DAT2P0CON7015

N0SDDATA1 SDDATA1 N0SDDATA0 SDDATA0

PAD4 PAD3 PAD2 PAD1

15 14 13 12

N0SDCLK SDCLK

P0CON7014

LnWBE0 N0LNWBE1 LnWBE1N0LNWBE0 N0LSCKE LSCKE N0LSCLK0 LSCLK0

19 nSCSP0U6018 18 nSRASP0U6017 17 nSCAS P0U6016 16 nWEP0U6019 P0U601 1 VDD0 P0U6014 14 VDD1 P0U6027 27 VDD2 P0U6033 VDDQ0P0U609 9 VDDQ1 P0U6043 43 VDDQ2 P0U6049 49 VDDQ3

LnSCS0 N0LNSRAS LnSRAS N0LNSCAS LnSCAS N0LNWE LnWE VDD33VN0LNSCS0

LnWBE2 N0LNWBE3 LnWBE3N0LNWBE2 N0LSCKE LSCKE N0LSCLK1 LSCLK1

LDQM P0U7039 UDQM

37 P0U7037 SCKE 38 P0U7038 SCLK 28P0U7028 VSS0 41P0U7041 VSS1 54P0U7054 VSS2 6 12 46 52 VSSQ0 VSSQ1 P0U7046 VSSQ2 P0U7052 VSSQ3P0U7012 P0U706

19 nSCS P0U7018 18 nSRAS P0U7017 17 nSCAS P0U7016 16 nWEP0U701 1 VDD0 P0U7014 14 VDD1 P0U7027 27 VDD2 P0U7033 VDDQ0P0U709 9 VDDQ1P0U7043 43 VDDQ2P0U7049 49 VDDQ3

LnSCS0 N0LNSRAS LnSRAS N0LNSCAS LnSCAS N0LNWE LnWE VDD33VN0LNSCS0

P0CON7013

N0SDCMD SDCMD N0SDDATA3 SDDATA3

P0CON7012

N0SDDATA2 SDDATA2

B

B

VDD33VP0C3002 P0C3001 P0C3102 P0C3101 P0C3202 P0C3201 P0C3302 P

0C3301

VDD33VP0C2602 P0C2601 P0C2702 P0C2701 P0C2802 P0C2801

K4S561632C-TC75 (32MB)

K4S561632C-TC75 (32MB)

C30 C31 C32 C33 100nF 100nF 100nF 100nF

C26 C27 C28 C29 100nF 100nF 100nF 100nF

U10N0LADDR1 LADDR1 N0LADDR2 LADDR2 N0LADDR3 LADDR3 N0LADDR4 LADDR4 N0LADDR5 LADDR5 N0LADDR6 LADDR6 N0LADDR7 LADDR7 N0LADDR8 LADDR8 N0LADDR9 LADDR9 N0LADDR10 LADDR10 N0LADDR11 LADDR11 N0LADDR12 LADDR12 N0LADDR13 LADDR13 N0LADDR14 LADDR14 N0LADDR15 LADDR15 N0LADDR16 LADDR16 N0LADDR17 LADDR17 N0LADDR18 LADDR18 N0LADDR19 LADDR19 N0LADDR20 LADDR20 P0U10029 25 29 P0U10025 A0 D0 P0U10031 24 31 P0U10024 A1 D1 P0U10033 23 33 P0U10023 A2 D2 P0U10035 22 35 P0U10022 A3 D3 P0U10038 21 38 P0U10021 A4 D4 P0U10040 20 40 P0U10020 A5 D5 P0U10042 19 42 P0U10019 A6 D6 P0U10044 18 44 P0U10018 A7 D7 P0U10030 8 30 P0U1008 A8 D8 P0U10032 7 32 P0U1007 A9 D9 P0U10034 6 34 P0U1006 A10 D10 P0U10036 5 36 P0U1005 A11 D11 P0U10039 4 39 P0U1004 A12 D12 P0U10041 3 41 P0U1003 A13 D13 P0U10043 2 43 P0U1002 A14 D14 P0U10045 1 45 P0U1001 A15 D15 48 P0U10048 A16 17 P0U10017 A17 16 P0U10016 A18 P0U10037 9 37 P0U1009 A19 VDD 10 P0U10010 A20/NC 13 P0U10013 A21/NC P0U10028 28 OE P0U10011 11 WE P0U10026 26 CE 15 P0U10015 NC 47 P0U10047 NC P0U10012 12/RST/NC P0U10014 27 14 P0U10027 VSS/WP 46 P0U10046 VSS N0LDATA0 LDATA0 N0LDATA1 LDATA1 N0LDATA2 LDATA2 N0LDATA3 LDATA3 N0LDATA4 LDATA4 N0LDATA5 LDATA5 N0LDATA6 LDATA6 N0LDATA7 LDATA7 N0LDATA8 LDATA8 N0LDATA9 LDATA9 N0LDATA10 LDATA10 N0LDATA11 LDATA11 N0LDATA12 LDATA12 N0LDATA13 LDATA13 N0LDATA14 LDATA14 N0LDATA15 LDATA15

VDD33VP0R601

U2 R6 10K

K9Fxx08

C

N0RNB RnB N0NFCE nFCE N0CLE CLE N0ALE ALE N0NFWE nFWE N0NFRE nFRE

7P0U207 R/B 9P0U209 CE 16 P0U2016 CLE 17 P0U2017 ALE 18P0U2018 WE 8P0U208 RE 6P0U206 SE 13 P0U2013 VSS 36 P0U2036 VSS

I/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0

44 P0U2043 43 P0U2042 42 P0U2041 41 P0U2032 32 P0U2031 31 P0U2030 30 P0U2029 29P0U2044

N0LDATA7 LDATA7 N0LDATA6 LDATA6 N0LDATA5 LDATA5 N0LDATA4 LDATA4 N0LDATA3 LDATA3 N0LDATA2 LDATA2 N0LDATA1 LDATA1 N0LDATA0 LDATA0

P0R602

P0C2902 P0C2901

C

VDD33V WP VCC VCC 19 12 P0U2037 37P0U2019 P0U2012

P0C1002 P0C1001

C10 0.1uF

VDD33V

N0LNOE LnOE N0LNWE LnWE N0NGCS0 nGCS0

VDD33V

N0NRESET nRESET

D AM29LV800BB

D

GT StudioDRAWIN BY: CHECKED BY: APPROVED BY:

TITLE:DATE: DATE: DATE: FILE: DWG NO.: SIZE: PCB NO.: REV:

PG ZH D YLC

BSHEET:

R 1OF

1

2

3

4

5

6

嵌入式gt2440开发板介绍

1

2

3

4

5

6

A

A

VDD33VP0R1301

1

R13 4.7KN0LNOE LnOE

VDD33VRESET N0RESET LDATA7 N0LDATA7 LDATA6 N0LDATA6 N0LDATA5 LDATA5 N0LDATA4 LDATA4

LDATA3 N0LDATA3 N0LDATA2 LDATA2 LDATA1 N0LDATA1 LDATA0 N0LDATA0 nWAIT N0NWAIT nLAN_CS N0NLAN0CS nIOW_P N0NIOW0P nIOR_P N0NIOR0P LADDR19 N0LADDR19 LADDR18 N0LADDR18 LADDR17 N0LADDR17

2 P0R1302

P0U21E014 7 14 P0U21E07 GND VCC

U21E

U33A 1 P0U33A01 AP0U21E010

LADDR16 N0LADDR16 LADDR15 N0LADDR15 LADDR14 N0LADDR14 LADDR13 N0LADDR13

VDD33V

N0LADDR24 LADDR24

P0U21E011

11

I

O

10

2 P0U33A02 B

Y

P0U33A03

3 7

N0NIOR0P nIOR_P

GND 74HC32 14 P0U33A014 VCC VD

D33V U33B 4 P0U33B04 A 5 P0U33B05 B

P0U33A07

N0LNWE LnWE

VDD33V YP0U33B06

6 7

N0NIOW0P nIOW_P

VDD33V R5 1P0R501 4.7K R7 1P0R701 4.7KP0R502

GND 74HC32 14 P0U33B014 VCC VDD33V

P0U33B07

2

2

P0U33C09

B

U33C 9 A Y

P0U33C08

8 7

10 P0U33C010 B

GND 74HC32 14 P0U33C014 VCC VDD33V U33D 12 P0U33D012 A 13 P0U33D013 B

P0U33C07

P0R1401

R14 YP0U33D011 P0R1402

11 7

P0TP2001

GND 74HC32 14 P0U33D014 VCC VDD33V

P0U33D07

1

2

TP20 CON1

4.99K(1%)

X4 20.0Mhz

U35A 1 P0U35A01 A 2 P0U35A02 B Y

N0LINK LINK

P0U35A03

3 7

N0CS89000MEMW CS8900_MEMW

N0ACT ACT

GND 74HC32 14 P0U35A014 VCC VDD33V

P0U35A07

N0TXD+ TXD+

N0TXD0 TXD-

VDD33V

N0RXD+ RXD+

LDATA15 N0LDATA15 LDATA14 N0LDATA14 LDATA13 N0LDATA13 LDATA12 N0LDATA12

N0NLAN0CS nLAN_CS

5 P0U35B05 B

Y

P0U35B06

6 7

N0CS89000MEMR CS8900_MEMR N0NLAN0CS nLAN_CS

GND 74HC32 14 P0U35B014 VCC VDD33V C

P0U35B07

LDATA11 N0LDATA11 LDATA10 N0LDATA10

U35B 4 P0U35B04 A

N0RXD0 RXD-

1 P0U1301 AVSS0 2 P0U1302 nELCS 3P0U1303 EECS 4P0U1304 EESK 5 P0U1305 EEDATAOUT 6 P0U1306 EEDATAIN 7 P0U1307 nCHIPSEL 8 P0U1308 DVSS1 9 P0U1309 DVDD1 10 P0U13010 DVSS1A 11 P0U13011 DMARQ2 12 P0U13012 nDMACK2 13 P0U13013 DMARQ1 14 P0U13014 nDMACK1 15 P0U13015 DMARQ0 16 P0U13016 nDMACK0 17 P0U13017 nCSOUT 18 P0U13018 SD15 19 P0U13019 SD14 20 P0U13020 SD13 21 P0U13021 SD12 22 P0U13022 DVDD2 23P0U13023 DVSS2 24 P0U13024 SD11 25 P0U13025 SD10

P0X401

76 P0U13076 nTEST 77 P0U13077 nSLEEP 78 P0U13078 nBSTAT/nHC1 79 P0U13079 DI+ 80 P0U13080 DI81 P0U13081 CI+ 82 P0U13082 CI83 P0U13083 DO+ 84 P0U13084 DO85 P0U13085 AVDD2 86 P0U13086 AVSS2 87 P0U13087 TXD+ 88P0U13088 TXD89 P0U13089 AVSS1 90 P0U13090 AVDD1 91 P0U13091 RXD+ 92P0U13092 RXD93 P0U13093 RES 94 P0U13094 AVSS3 95 P0U13095 AVDD3 96 P0U13096 AVSS4 97 P0U13097 XTAL1 98 P0U13098 XTAL2 99 P0U13099 nLINKED/nHC0 100 P0U130100 nLANLED

75 P0U13075 RESET P0U13074 74 SD7 P0U13073 73 SD6 72 P0U13072 SD5 71 P0U13071 SD4 70 P0U13070 DVSS4 P0U13069 69 DVDD4 68 P0U13068 SD3 67 P0U13067 SD2 66 P0U13066 SD1 P0U13065 65 SD0 P0U13064 64 IOCHRDY 63 P0U13063 AEN 62 P0U13062 nIOW 61 P0U13061 nIOR P0U13060 60 SA19 59 P0U13059 SA18 58 P0U13058 SA17 P0U1305757 DVSS3A 56 P0U13056 DVDD3 P0U13055 55 DVSS3 54 P0U13054 SA16 53 P0U13053 SA15 52 P0U13052 SA14 51 P0U13051 SA13

74HC14

U13

CS8900A-CQ3

P0U13050 50 SA12 P0U13049 49 nREFRESH P0U13048 48 SA11 P0U13047 47 SA10 P0U13046 46 SA9 P0U13045 45 SA8 P0U13044 44 SA7 P0U13043 43 SA6 P0U13042 42 SA5 P0U13041 41 SA4 P0U13040 40 SA3 P0U13039 39 SA2 P0U13038 38 SA1 P0U13037 37 SA0P0U13036 36 nSBHE P0U13035 35 INTRQ3 P0U13034 34 nMEMCS16 P0U13033 33 nIOCS16 P0U13032 32 INTRQ0 P0U13031 31 INTRQ1 P0U13030 30 INTRQ2 P0U13029 29 nMEMR P0U13028 28 nMEMW P0U13027 27 SD8 P0U13026 26 SD9

N0LADDR12 LADDR12

N0LADDR11 LADDR11 N0LADDR10 LADDR10 N0LADDR9 LADDR9 N0LADDR8 LADDR8 N0LADDR7 LADDR7 N0LADDR6 LADDR6 N0LADDR5 LADDR5 N0LADDR4 LADDR4 N0LADDR3 LADDR3 N0LADDR2 LADDR2 N0LADDR1 LADDR1 N0LADDR0 LADDR0 N0LNWBE1 LnWBE1

P0R702

B

1

N0IRQ0LAN IRQ_LAN

N0CS89

000MEMR CS8900_MEMR N0CS89000MEMW CS8900_MEMW N0LDATA8 LDATA8 N0LDATA9 LDATA9

P0X402

C

VDD33V

R16 1KP0R1601

P0R1602

R39 1KP0R3902 P0R3901

RXDN0RXD0P0R1501

R15 100(1%)RXD+ N0RXD+P0R2102 P0R1502

TXDN0TXD0

R21 1 P0R2101 R8

1

2P0C7801 P0C7802

P0C801 P0C802

C8 0.1uF

1

LINK N0LINK

P0C7701 P0C7702

C77ACT N0ACT

8.2(1%)TXD+ N0TXD+

8.2(1%)

2

1P0R801

P0R802

2

C78 560pF

0.1uF

LAN 1P0LAN01 TD+ 2 P0LAN02 TD3 P0LAN03 4 P0LAN04 GND 5 P0LAN05 GND 6 P0LAN06 7P0LAN07 RD+ 8P0LAN08 RD9 P0LAN09 GLEDA 10 P0LAN010 GLEDk 11 P0LAN011 YLEDA 12 P0LAN012 YLEDK A P0LAN0A A B P0LAN0B B C P0LAN0C C D P0LAN0D D HR911103A

1

2

1

2

VDD33V1 1 1

+P0C3502

P0C3601 P0C3602

C36 C37 C38 P0C3701 P0C3801P0C3702

10uF/16V 0.1uF2

0.1uF

P0C3802

1

P0C3501

C35

0.1uF

2

2

D

2

2

D

GT StudioDRAWIN BY: CHECKED BY: APPROVED BY:

TITLE:DWG NO.: SIZE: PCB NO.: REV:

PG DATE: ZH DATE: D YLC DATE:

CFILE: SHEET: OF

R 1

1

2

3

4

5

嵌入式gt2440开发板介绍

1

2

3

4

5

6

PHONE PJ-215-B

MIC PJ-215-B

A

A

P0PHONE010

3 11 P0PHONE011P0PHONE03

P0PHONE02

P0PHONE01

P0MIC010

3 11 P0MIC011P0MIC03

P0MIC02

N0LINEOUT0L LINEOUT_L

N0LINEOUT0R LINEOUT_R

N0MIC0IN MIC_IN

C45 B VDD33V VDD33V U12 UDA1341TS 10 P0U12010 DVDD AU_AVDD33V 3 P0U1203 AVDD(ADC) 7 P0U1207 Vpref(ADC) 25 P0U12025 AVDD(DAC) 6 8P0U1206

10uF/16VN0LINEOUT0L LINEOUT_L

P0MIC01

2

1

2

10

10

1

P0C4501 P0C4502 P0U12026 26 VOUTL P0U12024 24 VOUTR

B

P0C4601 P0C4602

N0LINEOUT0R LINEOUT_R

P0L401

P0R402

P0C7102

P0C4402 P0C4401

2

10uF/16V

P0R401

N0CDCLK CDCLK N0I2SSCLK I2SSCLK N0I2SLRCK I2SLRCK N0I2SSDI I2SSDI N0I2SSDO I2SSDO

12 P0U12012 SYSCLK 16 P0U12016 BCK 17 P0U12017 WS 18 P0U12018 DATAO 19 P0U12019 DATAI 13 14 15 L3MODE L3CLOCK P0U12015 L3DATAP0U12013 P0U12014

P0R7702

P0R7802

P0R7902

P0R8002

P0U12021 21 TEST2P0U12020 20 TEST1 P0U1201 1 AVSS(ADC) P0U1205 5 Vnref(ADC) P0U12011 11 DVSS P0U12027 27 AVSS(DAC)

C47P0R302 P0C4701 P0C4702 N0MIC0IN MIC_IN

P0R7701

P0R7801

P0R7901

P0R8001

N0L3MODE L3MODE N0L3CLOCK L3CLOCK N0L3DATA L3DATA

R77 R78 R79 R80 10K 10K 10K 10K

10uF/16V

R3 4.7KP0R301

P0R901

P0U12028 28 VINL2 Vref(ADC&DAC) P0U1208 VINR2 P0U12023 23 QMUTE P0U12099 22 P0U12022 AGCSTAT OVERFL

R4 10K C44 0.1uF

P0R902

L4 10mH

P0L402 P0C7101

1

10uF/16V C46

C71+

2 VINL1 P0U1204 4 VINR1P0U1202

R9 10K

C

VDD33V R11P0R1101 P0R1102 P0C4802 P0C4801

C

100

C48 10uF/16V

D

D

GT StudioDRAWIN BY: CHECKED BY: APPROVED BY:

TITLE:DWG NO.: SIZE: PCB NO.: REV:

PG DATE: ZH DATE: D YLC DATE:

BFILE: SHEET: OF

R 16

1

2

3

4

5

嵌入式gt2440开发板介绍

1

2

3

4

5

6

A VDD33V C54P0C5401 P0C5402

A

P0U17016

16

0.1uF U17 14 T1OUT P0U17013 13 RIN1P0U17014 N0RSTXD0 RSTXD0 N0RSRXD0 RSRXD0

VDD

TXD0 N0RXD0 RXD0N0TXD0 N0NRTS0 nRTS0 N0NCTS0 nCTS0

11 P0U17011 T1IN 12 P0U17012 ROUT1 10 P0U17010 T2IN 9 P0U1709 ROUT2P0C5502 P0C5501

COM0 BOXCONN_DB9 1 P0COM006 6 P0COM002 2 P0COM007 7 P0COM003 3 P0COM008 8 P0COM004 4 P0COM009 9 P0COM005 5P0COM001

T2OUT RIN2

P0U1707

7 P0U1708 8P0

C5802 P0C5801 P0U1704

N0RSRTS0 RSRTS0 N0RSCTS0 RSCTS0

VDD5VN0RSTXD0 RSTXD0 P0R2401 P0R2301 N0RSCTS0 RSCTS0 N0RSRXD0 RSRXD0 N0RSRTS0 RSRTS0 N0DN0 DN0 N0DP0 DP0 P0R2702

C55 0.1uF

1 P0U1701 C1+ 3 P0U1703

C2+

4

R27 P0R2701 1 R23 2 P0R2302 2 P0R2402 R24 22 1 1 R28 P0R2801 1

15K

USB-HOST 1 P0USB0HOST01 VBUS 2 P0USB0HOST02 D3 P0USB0HOST03 D+ 4 P0USB0HOST04 GND USB Port A type

2

C1-

C2-

P0U1705

5

C58 0.1uF

N0USB0D0 USB_DN0USB0D+ USB_D+

P0C5602 P0C5601

P0U1702

V+

V-

P0C5902 P0C5901

2

15 P0U17015 VSS

P0U1706

6

B

C56 0.1uF

MAX3232SOP

C59 0.1uF

(male)

P0R2802

22

15K

2USB(HOST)SOCKET

B

N0USB0EN USB_EN

1 R29 1.5K 2 P0R2901 1 R30 470K 2 P0R3001P0R2602 P0R2502 P0R3002

P0R2902

USB_5V USB-DEVICE 1 VBUS 2 P0USB0DEVICE02 D3 P0USB0DEVICE03 D+ 4 P0USB0DEVICE04 GNDP0USB0DEVICE01

PDN0 N0PDP0 PDP0

N0PDN0

1 R25 22 P0R2501 1 R26 22 P0R2601

2 2

CON1N0GND GND

N0TXD2 TXD2 N0TXD1 TXD1 N0TXD0 TXD0 N0NCTS0 nCTS0 N0VDD33V VDD33V

1 P0CON103 3 P0CON105 5 P0CON107 7 P0CON109 9 P0CON1011 11 P0CON1013 13P0CON101

2 P0CON102 4 P0CON104 6 P0CON106 8 P0CON108 10 P0CON1010 12 P0CON1012 14 P0CON1014

N0GND GND

N0RXD2 RXD2 N0RXD1 RXD1 N0RXD0 RXD0 N0NRTS0 nRTS0 N0VDD33V VDD33V

USB Port A type

HEADER 7X2 C VDD33V TP2 CON1P0U21A014 7 14 P0U21A07 GND VCC

C

1

VDD33VP0C3402 P0C3401

U9P0U904

4

4

1

P0U901

1

R2P0R201 P0R202

P0TP201

U21AP0U21A02

P0U21A01

1

2

N0RESET RESET

C34 104

470P0U903

3

3

2

P0U902

2

74HC14

MAX811 RSTP0RST01 N0NRESET nRESET

SW-PB

P0RST02

D

D

GT StudioDRAWIN BY: CHECKED BY: APPROVED BY:

TITLE:DWG NO.: SIZE: PCB NO.: REV:

PG DATE: ZH DATE: D YLC DATE:

BFILE: SHEET: OF

R 16

1

2

3

4

5

嵌入式gt2440开发板介绍

1

2

3

4

5

6

A

J6 3 2 1P0J603 P0J602 P0J601 N0VDD5V VDD5V N0VDD33V VDD33V

A

CON3 LCDN0VD0 VD0 N0VD2 VD2 N0VD4 VD4 N0VD6 VD6 N0GND GND N0VD9 VD9 N0VD11 VD11 N0VD13 VD13 N0VD15 VD15 N0VD16 VD16 N0VD18 VD18 N0VD20 VD20 N0VD22 VD22 N0GND GND N0I2CSDA I2CSDA N0VM VM N0VLINE VLINE N0TSXM TSXM N0TSYM TSYM N0GND GND

CON2VDD5V N0EINT5 EINT5 N0EINT7 EINT7 N0NGCS1 nGCS1 N0NGCS4 nGCS4 N0LNOE LnOE N0NWAIT nWAIT N0NXDACK0 nXDACK0 N0LADDR0 LADDR0 N0LADDR2 LADDR2 N0LADDR4 LADDR4 N0LADDR6 LADDR6 N0LADDR8 LADDR8 N0LADDR10 LADDR10 N0LDATA0 LDATA0 N0LDATA2 LDATA2 N0LDATA4 LDATA4 N0LDATA6 LDATA6 N0LDATA8 LDATA8 N0LDATA10 LDATA10 N0LDATA12 LDATA12 N0LDATA14 LDATA14N0VDD5V

B

1 3 P0LCD03 5 P0LCD05 P0LCD07 7 P0LCD09 9 P0LCD011 11 P0LCD013 13 15 P0LCD015 17 P0LCD017 19 P0LCD019 P0LCD021 21 P0LCD023 23 25 P0LCD025 27 P0LCD027 29 P0LCD029 31 P0LCD031 33 P0LCD033 35 P0LCD035 37 P0LCD037 39 P0LCD039 41 P0LCD041P0LCD01

2 4 P0LCD06 6 P0LCD08 8 P0LCD010 10 P0LCD012 12 P0LCD014 14 P0LCD016 16 P0LCD018 18 P0LCD020 20 P0LCD022 22 P0LCD024 24 P0LCD026 26 P0LCD028 28 P0LCD030 30 P0LCD032 32 P0LCD034 34 P0LCD036 36 P0LCD038 38 P0LCD040 40P0LCD02 P0LCD04

VD1 N0VD3 VD3 N0VD5 VD5 N0VD7 VD7 N0VD8 VD8 N0VD10 VD10 N0VD12 VD12 N0VD14 VD14 N0GND GND N0VD17 VD17 N0VD19 VD19 N0VD21 VD21 N0VD23 VD23 N0LCD0PWR LCD_PWR N0I2CSCL I2

CSCL N0VFRAME VFRAME N0VCLK VCLK N0TSXP TSXP N0TSYP TSYPN0VD1

1 P0CON203 3 P0CON205 5 P0CON207 7 P0CON209 9 P0CON2011 11 P0CON2013 13 P0CON2015 15 P0CON2017 17 P0CON2019 19 P0CON2021 21 P0CON2023 23 P0CON2025 25 P0CON2027 27 P0CON2029 29 P0CON2031 31 P0CON2033 33 P0CON2035 35 P0CON2037 37 P0CON2039 39 P0CON2041 41 P0CON2043 43P0CON201

2 P0CON202 4 P0CON204 6 P0CON206 8 P0CON208 10 P0CON2010 12 P0CON2012 14 P0CON2014 16 P0CON2016 18 P0CON2018 20 P0CON2020 22 P0CON2022 24 P0CON2024 26 P0CON2026 28 P0CON2028 30 P0CON2030 32 P0CON2032 34 P0CON2034 36 P0CON2036 38 P0CON2038 40 P0CON2040 42 P0CON2042 44 P0CON2044

N0GND GND N0EINT6 EINT6 N0EINT8 EINT8 N0NGCS2 nGCS2 N0NGCS5 nGCS5 N0LNWE LnWE N0NRESET nRESET N0NXDREQ0 nXDREQ0 N0LADDR1 LADDR1 N0LADDR3 LADDR3 N0LADDR5 LADDR5 N0LADDR7 LADDR7 N0LADDR9 LADDR9 N0LADDR11 LADDR11 N0LDATA1 LDATA1 N0LDATA3 LDATA3 N0LDATA5 LDATA5 N0LDATA7 LDATA7 N0LDATA9 LDATA9 N0LDATA11 LDATA11 N0LDATA13 LDATA13 N0LDATA15 LDATA15

CEMERAVDD5V N0VDD5V VDD5V N0GND GND N0GND GND N0GND GND N0I2CSDA I2CSDA N0I2CSCL I2CSCL N0CAMRST CAMRST N0CAM0VSYNC CAM_VSYNC N0CAM0HREF CAM_HREF N0CAM0PCLK CAM_PCLK N0CAMCLK CAMCLK N0CAMDATA0 CAMDATA0 N0CAMDATA1 CAMDATA1 N0CAMDATA2 CAMDATA2 N0CAMDATA3 CAMDATA3 N0CAMDATA4 CAMDATA4 N0CAMDATA5 CAMDATA5 N0CAMDATA6 CAMDATA6 N0CAMDATA7 CAMDATA7N0VDD5V

CON4N0VDD5V VDD5V N0GND GND N0VDD33V VDD33V N0AIN0 AIN0 N0AIN2 AIN2 N0EINT1 EINT1 N0EINT3 EINT3 N0EINT5 EINT5 N0EINT7 EINT7 N0EINT11 EINT11 N0EINT14 EINT14 N0EINT17 EINT17 N0SPIMISO SPIMISO N0SPICLK SPICLK N0I2CSCL I2CSCL N0GPB0 GPB0 N0CLKOUT0 CLKOUT0

1 P0CEMERA02 2 P0CEMERA03 3 P0CEMERA04 4 P0CEMERA05 5 P0CEMERA06 6 P0CEMERA07 7 P0CEMERA08 8 P0CEMERA09 9 P0CEMERA010 10 P0CEMERA011 11 P0CEMERA012 12 P0CEMERA013 13 P0CEMERA014 14 P0CEMERA015 15 P0CEMERA016 16 P0CEMERA017 17 P0CEMERA018 18 P0CEMERA019 19 P0CEMERA020 20P0CEMERA01

1 3 P0CON405 5 P0CON407 7 P0CON409 9 P0CON4011 11 P0CON4013 13 P0CON4015 15 P0CON4017 17 P0CON4019 19 P0CON4021 21 P0CON4023 23 P0CON4025 25 P0CON4027 27 P0CON4029 29 P0CON4031 31 P0CON4033 33P0CON401 P0CON403

2 4 P0CON404 6 P0CON406 8 P0CON408 10 P0CON4010 12 P0CON4012 14 P0CON4014 16 P0CON4016 18 P0CON4018 20 P0CON4020 22 P0CON4022 24 P0CON4024 26 P0CON4026 28 P0CON4028 30 P0CON4030 32 P0CON4032 34 P0CON4034P0CON402

N0VDD5V VDD5V N0GND GND N0VDD33V VDD33V N0AIN1 AIN1 N0AIN3 AIN3 N0GND GND N0EINT4 EINT4 N0EINT6 EINT6 N0EINT8 EINT8 N0EINT13 EINT13 N0EINT15 EINT15 N0EINT18 EINT18 N0SPIMOSI SPIMOSI N0NSS0SPI nSS_SPI N0I2CSDA I2CSDA N0GPB1 GPB1 N0CLKOUT1 CLKOUT1

EINT1 N0EINT3 EINT3 N0EINT4 EINT4 N0EINT5 EINT5N0EINT1

RA1 P0RA101 1 2 P0RA102 3 P0RA103 P0RA104 4

10K

VDD33V 8 P0RA107 7 P0RA106 6 P0RA105 5P0RA108

EINT6 N0EINT7 EINT7 N0EINT8 EINT8 N0EINT11 EINT11N0EINT6

RA2 P0RA201 1 2 P0RA202 3 P0RA203 P0RA204 4

10K

VDD33V 8 7P0RA207 6P0RA206 5P0RA205P0RA208

N0EINT13 EINT13 N0EINT14 EINT14 N0EINT15 EINT15 N0EINT17 EINT17

RA3 1 P0RA301 2 P0RA302 3 P0RA303 4 P0RA304 RA5 1 P0RA501 2 P0RA502 3 P0RA503 4 P0RA504

10K

VDD33

V 8 P0RA307 7 P0RA306 6 P0RA305 5P0RA308 N0EINT18 EINT18 N0SPIMISO SPIMISO N0SPIMOSI SPIMOSI

RA4 1 P0RA401 2 P0RA402 3 P0RA403 4 P0RA404 RA6 1 P0RA601 2 P0RA602 3 P0RA603 4 P0RA604

10K

VDD33V 8 7P0RA407 6P0RA406 5P0RA405P0RA408

10K

VDD33V 8 P0RA507 7 P0RA506 6 P0RA505 5P0RA508

10K

VDD33V 8 7P0RA607 6P0RA606 5P0RA605P0RA608

SPICLK N0NSS0SPI nSS_SPI N0I2CSCL I2CSCL N0I2CSDA I2CSDAN0SPICLK

GPB1 N0CLKOUT0 CLKOUT0 N0CLKOUT1 CLKOUT1N0GPB1

B

HEADER 18X2

CON20 HEADER 22X2

LCD41P

LCDC

GPIO I2C:AT24C08 ADC

JTAG

P0R5801

P0R5901

P0R6001

P0R6101

P0R5802

P0R5902

P0R6002

P0R6102

JTAG 1 P0JTAG03 3 P0JTAG05 5 P0JTAG07 7 P0JTAG09 9 P0JTAG011 11 P0JTAG013 13 P0JTAG015 15 P0JTAG017 17 P0JTAG019 19P0JTAG01

SPEAKER 2 4 P0JTAG04 6 P0JTAG06 8 P0JTAG08 10 P0JTAG010 12 P0JTAG012 14 P0JTAG014 16 P0JTAG016 18 P0JTAG018 20 P0JTAG020P0JTAG02 P0SPEAKER02 P0SPEAKER01

VDD33V U8 1 P0U801 A0 VDD 2 P0U802 A1 WP 3 P0U803 A2 SCL 4 P0U804 GNDSDA AT24LC04P0U808

P0W102

2

N0NTRST nTRST N0TDI TDI N0TMS TMS N0TCK TCK

C

SPEAKER Q1 9014

R56 P0R5602N0TDO TDO P0R5702 N0NRESET nRESET

0P0R5601

N0GPB0 GPB0

P0R3401

P0R3402

B P0Q10BEP0Q10E

R57

1KP0R5701

2K

D

HEADER 10X2 R62P0R6201 P0R6202

1 P0W101

R34

8 P0U807 7 P0U806 6 P0U805 5

P0Q10C

N0AIN0 AIN0

3

P0W103

N0I2CSCL I2CSCL N0I2CSDA I2CSDA

A

B

1

R58 10K

R59 10K

R60 10K

R61 10K

VDD33V VDD5V

VDD33V

W1 10K

TAP

D

1K

GT StudioPG CHECKED BY: ZH D APPROVED BY: YLCDRAWIN BY:

TITLE:DATE: DATE: DATE: FILE: DWG NO.: SIZE: PCB NO.: REV:

BSHEET:

R 1OF

2

3

4

5

6

嵌入式gt2440开发板介绍

1

2

3

4

5

6

7

8

A

A

VDD5VP0C301 P0C901

U4 LM1117-33 1 P0U401 C3 100nF C9 10uFGNDP0C1202 P0C1201

Vin

Vout NC

P0U403

3 4

N0VDD33V VDD33V

2 P0U402

P0C302

P0C902

P0C702

C12 10uF

P0C701

P0U404

C7 100nFPower

VDD33V R37P0R3701 P0R3702

U3 1 2 3 VIN VOUT VSS P0U303 CE NCP0U302 P0U301 P0U305

VDD1.25V 5P0C1102 P0C1101 P0CA402 P0CA401

VDD33V

P0C401

P0U304

4

C4 22uF

P0R101

P0R102 P0Power01

P0Power02

330

P0C402

R1RED

10K

PJ1134

C11 22uF

CA4

104pF

B

B

ARM9 1.25V

P0U506

6

U5 FBONP0U504

VDD5V

GND

CN1 1 P0CN101 2 P0CN102 3 P0CN103 C

4 2

S1P0S101

N0VDD12V VDD12V P0S102 P0C4901

1P0U501P0C4202 P0C4201

GND

VIN3P0U503

D3 1P0D301 AKP0D302

2

H1P0H101

1

BLVDD12V N0VDD12V

10A

CON1 H2P0H201

GND N0GND

1 P0BL02 2P0BL01

1

CON2

CON1 H3P0H301

1

CON1 H4P0H401

1

CON1

D

P0C5002

DC_JACK

P0C4902

C42 0.1uF

5 P0U505

C49 220uF

LM2576

C50 330uF

P0C4302 P0C4301

SW SPDT P0S103

100uH

P0C5001

OUT

P0U502

L1P0L101 P0L102

C43 0.1uF

C

D

GT StudioDRAWIN BY: CHECKED BY: APPROVED BY:

TITLE:DWG NO.: SIZE: PCB NO.: REV:

PG DATE: ZH DATE: D YLC DATE:7

BFILE: SHEET: OF

R 18

1

2

3

4

5

6